The notching ͑undercutting or footing͒ and stiction problem, which widely exists in silicon-on-insulator microstructure were resolved in this study regardless of the feature sizes, by the introduction of a spacer oxide thin film. In this modified process, the deep reactive ion etching was divided into several steps, where conformal plasma enhanced chemical vapor deposition oxide coating, and anisotropic oxide etch were employed to prevent the notching effect. Dry chemical release was also realized in this approach but the deep etching did not etch through the device layer. The notching or footing effect was exploited for attaining the lateral etching following the deployment of the anisotropic plasma etching of the inductively coupled plasma. This method was proven useful for both the uniform and nonuniform feature designs. To validate the proposed etching method, an optical switch was fabricated. The details and benefits of the proposed process and its extensions to more valuable and flexible design were all discussed in this article.
I. INTRODUCTION
Microelectromechanical systems ͑MEMS͒ is the integration of mechanical elements, sensors, actuators, and electronics on a silicon substrate through the utilization of microfabrication technology.
1-3 Silicon-on-insulator ͑SOI͒ wafers are more frequently used for MEMS because the structure height is a significant advantage compared to the limited thickness of the polysilicon of surface micromachining. Besides, SOI substrates are commercially available and are becoming inexpensive. 4 In SOI based process, the device, handle, and the buried insulating layer are all preformed so that the process is relatively simple. The single crystal silicon ͑SCS͒ mechanical layer thickness is significantly greater and more uniform. On top of that, the reliability is high due to the elastic behavior continuing far up to the high yield stress of the SCS which has very few defects. Therefore, the design is flexible and it gives improved performance for some applications, such as to provide higher edge capacitance. Moreover, it is compatible with complementary-metal-oxidesemiconductor process. 5 There are, however, two significant problems for the SOI microstructure fabrication. One is the notching problem during deep etching of the thick device layer. The other is the stiction problem caused by the wet release process.
Deep reactive ion etching ͑RIE͒ through the silicon device layer is an essential step in microstructure fabrication. However, plasma etching the silicon over the insulator layer has long been recognized to result in a silicon notching problem at the silicon/insulator interface. [6] [7] [8] This is because of the charging on the insulator layer regardless of the geometry of the etched structures or their functionality as shown in Figs. 1͑a͒ and 1͑b͒. They are the scanning electron microscope ͑SEM͒ micrographs illustrating the notching phenomenon for a SOI device. The poor profile contributed by the notching may result in resonant frequency variations in the microstructure, leading to degraded performances. As this undercutting is aspect ratio dependent, the profiles and the characteristics of the final devices may further vary across the wafer, affecting the repeatability and reliability, especially for the thick device wafer.
There are several ways to address this problem, but each method has limitations. One is to adjust the process parameters dynamically, but this will be time consuming and difficult to control. 9 Surface technology systems ͑STS͒ have developed a deep plasma-etching machine, which has two different platen frequency sources; 13.56 MHz and 380 Hz, respectively. By employing low frequency, the ions are allowed to escape after the etching cycle preventing the charge accumulation. However, this is limited by the hardware itself and it is difficult to detect the end point, especially for trenches with different aspect ratios. Enhancing heat conduction between helium ͑He͒ gas and the processed wafer using heat conductive paste is only suitable for the cases where wafer bonding is necessary. 10 Another method is to prevent the ions scattering at the price of the nonvertical profile.
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The permanent stiction problem due to the capillary forces that occurs during the rinsing and drying of wet release is another problem commonly seen in the conventional SOI process. 12 This effect has been studied theoretically and experimentally. 13, 14 Several modified release approaches such as the hydrofluoric acid ͑HF͒ vapor, liquid HF combined with freeze drying, photoresist assisted, or surface modification had been reported. Unfortunately, these processes are not faultless, where some suffer from problems such as bubbles in the liquid, low yield, less thermal stability, etc. To solve these problems, attention was given to dry release, and hence the development of isotropic silicon etching and dry etching of silicon dioxide. The single crystal reactive etching and metallization together with the disadvantages of the RIE lag may cause different etching depths at both sides of a beam. 15 The silicon micromachining by single step plasma etching depends strongly on the dosage of the buried layer and the release rate is very low at about 50 nm/min. The black silicon method ͑BSM͒ involving multistep one-run includes both BSM SOI and BSM silicon on insulator on silicon on insulator ͑SISI͒ methods. The later approach, BSM SISI, is for solving the issue of high silicon loading problems of the BSM SOI. However, the cost of double SOI wafers for the BSM SISI process is high. The other disadvantage is the low speed involved during wall passivation and oxide etching, which is 20 and 50 nm/min, respectively. 3 In this article, a spacer oxide deposition process was employed to eliminate the notching effect. Dry release of the movable structures was also developed. In Sec. II, the process and the fabrication results of the spacer oxide coverage to prevent the notching effect was described. To verify the effect, trenches with widths ranging from 0.4 to 200 m on the 35 m SOI wafer ͑device layer is 35 m thick͒ were performed. The dry chemical release process was highlighted in Sec. III. Both uniform and nonuniform feature size releases were described. By employing this modified technique, an optical switch using 75 m SOI wafer was fabricated and the results were all presented in Sec. IV. The potential applications of this new process were also discussed in this section.
II. PROCESS TO ELIMINATE NOTCHING EFFECT
Charging accumulation is the main reason for the notching problem. Its mechanism can be explained explicitly by three phenomena ͑see Fig. 2͒ : ͑1͒ electric field effect during charging transient for which the direction of the impinging ions changes; ͑2͒ etching reactions of the energetic ions impinging on the bottom surface of the exposed silicon; and ͑3͒ the forward scattering effects. On the onset of lateral FIG. 3 . Modified process flow to eliminate notching effect: ͑a͒ first deep RIE etch until the widest trenches to the buried oxide; ͑b͒ PECVD oxide deposition and anisotropic etch the lateral deposited oxide; ͑c͒ deep RIE etch the second widest trenches to oxide layer; ͑d͒ etch back the deposited oxide on the sidewalls; and ͑e͒ repeat the deep etching and remove the deposited oxide after process completion. etching, more and more insulator layers will be exposed and the notching deepens due to the forward scattering of ions. Moreover, the oxide surface charges up leading to forward deflection of ions since more oxide is exposed as etching progresses. 10 Research has shown that the notching effect depends on the aspect ratio, layout, whether the silicon lines are electrically connected, 9 thickness of the mask layer, 16 and the electron temperature. 7 Another significant issue that is unavoidable in the deep RIE process is the RIE lag of the aspect ratio dependent etching. This is a common phenomenon in plasma etching of deep structures since the etching rate depends on feature size. The higher the aspect ratio, the slower the etching rate. 17, 18 The RIE lag will worsen the microstructures since over-etching can lead to over-deep structures or the structures cannot be etched to the designated depth if the etching time is insufficient. For SOI wafers, the features may be widened or even destroyed due to the insulator layer under the device silicon. This phenomenon can be explained by the deflection, capturing, and the subsequent depletion of ions.
A spacer oxide thin film technique had been developed and the process flow is given in Fig. 3 . Plasma enhanced chemical vapor deposition ͑PECVD͒ silicon dioxide 3.5 m thick was deposited first as the hard mask, which is thick enough to protect the device silicon from being etched. Upon patterning the trenches, etching of the device layer was divided into several steps according to the rate of various aspect ratio trenches. The first etch focused on the fastest etching trenches. As is illustrated in Fig. 3͑a͒ , they were etched through to the buried oxide layer, with the narrow trenches still not completely etched through. If the etch continued, notching would occur at the bottom of the wide trenches. To prevent this problem, PECVD oxide was employed to cover the sidewall of the trenches including their top surfaces and the trench bottoms. To continue with the etch for the other trenches, anisotropic oxide etching by Applied Materials P5000 Mark II was employed to remove the lateral deposited oxide where CHF 3 is used to etch the oxide and the result is given in Fig. 3͑b͒ . The STS inductively coupled plasma ͑ICP͒ deep RIE was used again until the device layer was etched through for the second widest trenches ͓see Fig. 3͑c͔͒ . For the narrowest trenches with the slowest etching rate, the oxide conformal coverage, lateral silicon dioxide removal, and deep RIE etching through were repeated again. However, to assure vertical profiles and smooth sidewalls of the beams, the previous spacer oxide was removed before the next deposition, as demonstrated in Fig. 3͑d͒ . In this way, the deposited oxide would not accumulate to a thick layer, which would induce a step at the interface between the various etchings. Finally, the spacer oxide was removed by isotropic etch ͓refer to Fig. 3͑e͔͒ .
Using the above technique, different aspect ratio trenches without the notching problem can be realized on a SOI wafer. This is accomplished by dividing the deep etching into more steps, and by using the oxide deposition and lateral oxide removal steps in-between to protect the side wall. In order to verify this process, a special mask with trench widths varying from 0.4 to 200 m as shown in Table I was designed. Etching was carried out on a silicon wafer as well as a 35 m SOI wafer, both with and without the modification, using STS ICP with the same conditions listed in Table II .
After 30 min of etch on the silicon wafer, the cross sectional views of the various trenches were taken and the SEM micrographs are shown in Fig. 4 . Obviously, the narrow trenches experienced different etching depths with the same conditions for the same time as evident in Fig. 4͑a͒ . On the other hand, almost the same etching depths were obtained for trenches with widths greater than 20 m ͓see Figs. 4͑b͒ and 4͑c͔͒. The relation between etching rate and trench width is given in Fig. 5͑a͒ , which formed the basic data for proper time distribution of the multiple steps etching on the SOI wafer ͑to be discussed in the following paragraphs͒. It is clear from Fig. 5͑b͒ that the etching rate depends strongly on the trench widths which fall below 20 m.
The RIE lag effect will cause another problem for structures on the SOI wafer, due to the underlying insulator beneath the device layer. Because the etching of the narrow trenches is still half way when the wide grooves reach the buried layer, positive charges will build up at the silicon and oxide layer interface of the completed wide grooves. The lateral etching that takes place could give rise to footing problem. This will be discussed in detail in Sec. III.
For the silicon wafer, the average etch rate of the 4.0 m wide trench was 1.155 m/min under the conditions listed in Table II . To etch through this trench on a 35 m SOI wafer, the expected etching time is 30 min and 18 s. Presented in 4.0 m trench was just etched to the buried oxide layer. However, the etching depths of trenches narrower than 4.0 m were less while the trenches with widths ranging from 5.0 to 10 m encountered a serious notching at the interface between silicon and insulator layer. With regards to the trenches wider than 20 m ͑see Fig. 7͒ no prominent notching or other side effects were noted. This was attributed to the strong dependence of the notching effect on the aspect ratio.
The aspect ratio dependent charging is due to the directionality difference between ions and electrons when approaching the wafer surface. The positively charged ions arrive nearly normal to the wafer plane because of the effect of the sheath field, whereas the electrons face a decelerating field. The higher energy electrons tend to be deflected and the lower energy electrons are turned back though both of them start with uniform distribution in all directions at the sheath edge. The published result of the Monte Carlo simulation had verified that electrons arrive at an uncharged wafer surface with a near isotropic distribution, but in a high aspect ratio structure, most of the directional ions could reach the bottom of the trenches, while the electrons end up mostly near the top of the device layer. 9 According to the etching rates obtained on the silicon wafer, the multiple steps etching process was carried out to etch trenches with different widths to prevent the notching effect. m wide trench was the deepest, at 35 m deep, and was etched through first. Then, PECVD was employed to cover all the exposed surfaces, including the top, bottom, and side of the trenches, by decomposition of tetraethoxysilane ͑TEOS͒ oxide, followed by anisotropic etch of silicon oxide on the lateral surfaces, both the top and bottom while the oxide on the side wall is left. The sidewalls of the 10 m trench were covered by PECVD TEOS oxide and the trench bottom was the buried thermal oxide. For the narrower trenches, the sidewall was covered while the bottom silicon was exposed to be etched. The second deep RIE was carried out to etch through the trenches with widths ranging from 5.0 to 9.0 m. The oxide deposition, anisotropic exposed the bottom silicon and the third deep etch was repeated targeting trenches with widths of 2.0, 2.5, 3.0, 3.5, and 4.0 m, before which the previous sidewall oxide layer was removed by isotropic etching. The final cross sectional views of the specially designed trenches are presented in Fig. 8͑a͒ . Obviously, trenches that were of less than 2.0 m were not etched through, whereas trenches with widths of 2.0, 2.5, and from 5.0 to 10.0 m, were etched through already, eliminating the notching problem. However, undercutting still existed at the foot of the 3.0, 3.5, and 4.0 m trenches. This was the result of the pronounced etching rate variations, for patterns with critical dimensions of 2.0 m, 2.5, 3.0, and 3.5 m. However, this phenomenon could be eliminated if more etch steps were employed. Another phenomenon observed was the rounded bottom trenches ͓Fig. 8͑b͔͒ and could be due to two reasons. The first reason was the overetch during the anisotropic etching of the deposited oxide for the purpose of exposing the bottom SCS well for the deep RIE etching, which resulted in a little etching of the buried oxide. The second reason could be the silicon etching using multiple steps. Although the etch selectivity between silicon and oxide is greater than 65 under such conditions, the exposed buried oxide would be etched profoundly after long exposure to the directional high-energy plasma. Nonetheless, the loss of a little buried oxide posed no side effects on the process or the property of the devices since the next process in most cases is to release the structures.
A key step for this process is the PECVD oxide coverage. Deposition must be conformal over all of the surfaces, especially the sidewall and the bottom. To verify this, cross section SEM micrographs are necessary. However, the dielectric oxide film induces charging of the electrons during scanning, making inspection of the thin oxide layer extremely difficult. In view of this, an extra polycrystalline silicon layer was deposited on top of the oxide layer. The sample was then dipped in buffered oxide etchant to etch the PECVD SiO 2 thin film after cutting the cross section, to obtain a hollow layer between the SCS and the deposited polycrystalline silicon. Figures 9͑a͒ and 9͑b͒ illustrate the white hollow oxide layers at the bottom and sidewalls that were previously covered by the polysilicon. It is clear that both the bottom and the sidewalls of the trenches were all well covered by the PECVD oxide. This confirms that the process is reliable.
The above described fabrication approach can now play the role as a base line for MEMS devices on SOI wafers, which provides more flexibility for microstructure designs. Several different feature sizes of microstructures can be designed and fabricated, eliminating the limitation of only uni- form size for each process. Another benefit derived from this process is the very much enhanced profile of the deep microstructure, which is the key requirement for the micro-mirror of the optical switch.
III. DRY RELEASE BY NOTCHING
In this section, a more flexible fabrication method to release movable structures on a SOI wafer with no stiction problem is reported. Spacer oxide thin film is utilized and the notching effect is exploited for dry chemical release, to help resolve problems associated with wet chemical release and other reported dry gas releases which were previously discussed in Sec. I. The notching effect or undercutting is employed for its lateral directional etching. The depth of the notching depends on many factors such as the over-etching time, the material type, as well as the thickness of the sidewalls passivation, and the size of the feature. Other variations are electron temperature, ion energy, and the ion/ electron current at the surface.
The deep RIE makes use of both etch and passivation to attain the deep trenches. The sidewall is to be covered by the polymerized CF 2 , but this thin polymer-like layer cannot protect the silicon trench sidewall from etching by the high energy repelled ions from the exposed silicon dioxide layer. When a trench is over-etched, the depth of the movable structures will be sacrificed and the performance of the devices will be degraded. Since the etch rate selectivity between SCS and oxide is greater than 65, the oxide can be used to protect the silicon sidewall from the impinging positive ions. On the other hand, the release depth can be controlled by the coverage depth of the oxide layer even if the release time is exceeded. Incidentally, the proposed process allows release of both uniform and nonuniform beams, which will be discussed in the next section.
A. Uniform beam release
Beams with uniform trenches can be released by employing the notching effect. After patterning the features on the SOI wafer, deep RIE was employed to etch the device layer to within 1.0-2.0 m from the buried oxide layer. The exposed surfaces were then covered by the PECVD oxide. To etch the remaining silicon and to release the beams, the lateral deposited oxide was removed by anisotropic etching while the sidewall oxide remained. Then the deep RIE was used again. This plasma etching step is a critical step of the uniform dry release process. It plays two important roles: to etch through the device layer until reaching the buried oxide layer and to release the features via the notching effect. Compared with other dry releasing methods, the process time tolerance here is much more flexible. In conventional dry etching, over-etching can mean scarification of beam depths. But because of the sidewall oxide coverage, the structures can endure long over-etching time since the selectivity between silicon and silicon oxide is high.
In order to verify this process, 35 m SOI wafers were used to demonstrate the release. After patterning the structures, deep RIE was carried out for 25 min to etch the trenches to about 33 m followed by the thin PECVD oxide layer deposition. The lateral oxide was etched anisotropically using the Precision 5000 Mark II ͑ETCH MXP͒ etcher from Applied Materials. Overetching is required to assure exposure of the bottom silicon for the vertical etch. Finally, deep RIE etching for 12 min was employed again to etch through the trenches and also release them. The released structures are shown in Figs. 10͑a͒ and 10͑b͒ . Obviously, the beams were released well without any sign of stiction or other side effects. The edges at the foot of the wide beams were observed to be etched. This is because the notching effect occurs at both sides of the trenches. In the event of insufficient etching, undercutting will occur only at both sides of the beam foot, therefore the beams cannot be totally released, as is evident in Fig. 11͑a͒ . The foot of the released beam shaped like an upright cone was pure SCS without oxide coverage. As for the straight top part of the beam, the PECVD oxide coverage was still intact. Therefore, if the deep RIE continued for a longer period, the cone part would be etched off and the straight top part would remain to give the final released beams of Fig. 11͑b͒ . The depth of the released microstructures can be adjusted by combining the deep RIE etching and oxide thin film technique. By allowing sufficient etching time for the second deep RIE etching, the beam height achieved will be equal to that of the initial etched depth, whose sidewall is protected by the PECVD TEOS oxide. Therefore, by adjusting the first etching time, suspended microstructures of various depths can be obtained.
B. Nonuniform beam release
Notching is strongly related to the aspect ratios of the patterns ͑see Fig. 6͒ . Under the same process conditions stated in Table II , the notching effect was significant for trenches with aspect ratio ͑ratio of depth to width͒ greater than 1.75. No apparent undercutting for features with aspect ratios on the order of 1.5 or less was noted, as the electrons are able to bombard at the lower part of the etched structures and at the bottom surface. The charge buildup and the resulting notching effect were precluded. The extreme high aspect ratio patterns ͑greater than 20͒ are too narrow for the etchant gas to enter deeply or for the product gas to escape. The etch rate then dropped significantly and the interface between the conductive silicon and the insulative thermal oxide was not exposed, since the etching time was not long enough to reach the silicon-oxide interface. The notching effects for the features with aspect ratios of between 1.75 and 20 ͑with widths ranging from 20 to 2.5 m on the 35 m SOI wafer͒ depend strongly on the pattern. This can be observed among the SEM micrographs of Fig. 12 , where various trench dimensions are illustrated. The notching was so small in Fig. 12͑a͒ that it could be neglected for the 20 m wide trench. However, as the aspect ratio increased the notching depth defined as the distance of the lateral notching increased also. A notching depth of 4.335 m for the trench with aspect ratio of 3.50 is observed in Fig. 12͑a͒ , and a depth of 4.230 m for the aspect ratio of 3.89 in Fig. 12͑b͒ . The depth reduced to 2.140 m when the aspect ratio increased to 7.00 ͓see Fig.  12͑d͔͒ . The notch depth dependence on the trench width is plotted in Fig. 13 . We can see that the notching effect can be easily controlled by tailoring the aspect ratios of the etched features.
Different etch durations are necessary for different trench dimensions in order to etch through the 35 m SOI device layer. Without different etch durations, etch results would be different. Trenches with different aspect ratios under the same etching conditions presented different lateral undercutting as shown in Fig. 6 . The lateral etching rates ͑ratio of notching depth over notching time͒ for the trenches with widths ranging from 4.0 to 10.0 m are shown in Fig. 14, which is uniform in this range. This uniform notching rate is attributed to the consistent charge distribution in this aspect ratio range. Table III lists the notching depth, the overetching time, and the notching rate of this series of trenches. The amount of over-etching time is thus another important contributing factor for notching. The etching results with greater over-etching times are depicted in Fig. 15 for a series trenches with widths of 2.5, 3.0, 3.5, to 4.0 m under the same etching conditions, except for an additional 5 min of etching so as to compare to the previous etching results as shown in Fig. 12 . As seen in Fig. 15 , the 2.5 m wide trench was etched through with the extra 5.0 min of deep RIE etching, while the etching depth would be less than 35 m ͓see Fig. 12͑d͔͒ without the extra 5 min. Then again, because of the additional 5 min etching, the wider three trenches of Fig.  15 suffered from notching. Therefore, structures with different trench widths will result in different notching depths if a single etching approach was employed. However, by using the proposed multistep plasma etching process, the nonuniform features can be etched and dry released to an equal depth. This improved SOI wafer fabrication technique allows flexibility in the design of MEMS devices with possible variation in microstructure dimensions as well as maintaining the properties of the MEMS devices. For nonuniform design with wide and narrow trenches, oxide spacer coverage was employed to avoid excessive notching. The process could be described as follows. First, all the trenches were patterned on the top mask. Then the trenches were etched but not to the silicon and oxide interface, even in the case of the widest trenches. All the patterns were then conformally covered by PECVD TEOS, followed by plasma etching, the lateral deposited PECVD oxide, in order to continue on the vertical etching as well as to realize the lateral release. The last step was crucial as it played several key roles. It etched through the widest trenches and deepened the narrow trenches. With the progress of etching, releasing the beams with wide trenches started due to the notching effect while the narrow trenches became deeper. When the narrow trenches were etched through to the interface of the buried oxide, the beams with wide trenches would have suffered some degree of notching or lateral etching. Hence, the beams with wide trenches were released totally while notching began for the beams with narrow trenches. Continuing the undercutting of the narrow beams, the repelled positive ions could not react with the spacer oxide of the beams so that the depth of the beams with wide trenches would not etch further. The deep RIE etching was stopped when the narrow beams were completely released. Thus, the deep RIE anisotropic etching and dry gas release that made use of the notching effect were both realized.
IV. APPLICATIONS AND DISCUSSION
The proposed method of multistep deep RIE etching combined with the PECVD TEOS spacer oxide protection and releases the microstructures through the use of the notching effect. The spacer oxide protects further lateral etching and so the complete process can be used to fabricate high aspect ratio suspended structures for many MEMS devices applications, such as the optical switch, variable optical attenuator, and rf switch.
In order to validate our proposed scheme, optical switches to be driven by comb drive actuators, with dimensions defined in Table IV , were fabricated on a 75 m SOI wafer. The comb fingers and the folded suspension beams were fabricated by etching various trenches with widths ranging from 2.5 to 33 m. The beams were released by the notching effect, and PECVD oxide thin film was used to protect the sidewalls of the wide trench suspension beams to prevent over-release. SEM micrographs of the comb fingers and the folded beam were taken and provided in Figs. 16͑a͒ and  16͑b͒ , respectively. The features obtained were excellently clean with no stiction and are all of the same depth. The displacement measurement was performed on the actuator by applying a ramping voltage that ranged from 0 to 36 V between the electrodes of the fixed and movable finger sets. This technique enables the height of the microstructures to be designed to be fabricated and realizes more powerful devices, since the oxide coverage depth of beams with different feature sizes can be adjusted accordingly. For example, if the comb finger has a greater depth than that of the suspension beam, the driving voltage can be decreased. The reverse can also be achieved, whereby the beams with wider trenches can be made deeper than the narrow trench microstructures. The design and fabrication of microstructures on thick SOI wafers are much more flexible and powerful when using this proposed process.
V. CONCLUSIONS
The notching or footing effect on a SOI wafer due to nonuniform trenches was reduced greatly by using multistep etching and spacer oxide thin film coating combined with anisotropic plasma oxide etching. Dry release by making use of notching was realized on a thick SOI wafer for a MEMS process, where PECVD oxide deposition and anisotropic oxide etching back were both employed to adjust the depth of the beams. The buried oxide layer was used to obtain the lateral undercutting. The optical switch was fabricated and the experimental results correspond well with the designed values, which validates this dry release process.
